In addition, the matrix transposition is no longer necessary. Finally, practical chip design consideration in implementing the algorithm is given.
INTRODUCTION
In recent decades, the fast Fourier transform algorithm has been a driving force to the progress of digital signal processing. With the advance of the W I technology, the FlT algorithm has been pushed further in solving the multidimensional array signal processing in real-time. However, there is no efficient addressing method for l-D to M-D ITTs. Therefore, the paper will conquer this problem and propose a unified addressing 
M-D FFT SIGNAL FLOW GRAPH
It is well-known that the twiddle factor matrix of the DIT can be recursively partitioned into the multiplication of the butterfly stage (BS) matrices 1561. These matrices can also be represented by cascading butterfly stages of the FFT signal flow graph as shown in Fig. 1 . Thus, the SFG structure of the l-D FlT can be represented by
where s 1 denotes the number of FFT stages and "@" is a cascadmg operator. BS1, can be an arbitrary radix-nl, butterfly stage. Thus, Fig. 1 can be represented by W " 3 .
2.1.2-D F m Signal Flow Graph
If the 2-D FFT is implemented by the l-D FFT, we can select either the rowcolumn or column-row approach. For definiteness in implementation, we will define an array mapping. For a 2-D array with the row length L1 and column length L2. the 2-D array mapping for the rowcolumn approach will be ( N l f l z ) = (LlL3 and the column-row approach will be (N l f 1 2 ) = (LZL l). Thus, the SFG structure of the 2-D lTT can be represented by that of the l-D FFr with the length N=N,*N,. If the SFG structure of the Nl-point FFT is
and that of the Nz-point FJT is 
DIGIT-REVERSE SEQUENCE
The following will &ow what the mapping will be if only 1-D addressing is employed. The 1-D addressing fm the 2-D narmal array can be defined in the lasttuple-majar order as nr(n& i n, * N 2 + n2 = n1n2 = nr (dr (n J& (n 1)) (11) dr (N(dr(nl)dr(nz))) = N(n2Pl) . (12) It can be seen fran (10). (11) Since the radix-16 butterfly is implemented by two radix-4 stages, the algorithm for generating twiddle factor sequence of the quasi radix-16 stage has to be modified as
for ( n e n < 3; n*) for ( n e , n < 3; ni+) { m t p u t n * k * w , } for ( m=l; m < 3; m-H) { output m * (n * Gl, + k) * w1,/4 1 
